Difference between combinational logic circuit and sequential logic circuit

	Combinational	Sequential
1.	Output of any instance of time depends only upon the present input only	Output is generated dependent upon the present input as well as past output of these inputs.
2.	Memory unit is not required.	Memory unit is required to store past output.
3.	Faster	Slower
4.	Easy to design	difficult
5.	e.g. Half & full adder, Half & full subtractor, MUX, DEMUX	e.g. flip flops, shift register, counters


Scanned with CamScanner

Multiplexer

Multiplexer is a combinational logic circuit having many inputs and one output.

Multiplexer is many to one.

In multiplexer select line select the one input as a output



Types of Multiplexer

1. 2:1 Multiplexer
2. 4:1 Multiplexer
3. 8:1 Multiplexer
4. 16:1 Multiplexer

Select lines

$2^m = n$


m = Select lines

n = inputs

Scanned with CamScanner

2:1 Multiplexer

Inputs : 2
output : 1
Select lines : 1




Truth Table

E	S_0	Y
0	X	X
1	0	D_0
1	1	D_1

$$Y = \overline{S}_0 D_0 + S_0 D_1$$


Circuit diagram



SHOT ON MI A2
MI DUAL CAMERA
2023/12/1
Scanned with CamScanner

4:1 Multiplexer

Inputs : 4
Outputs : 1
Select lines : 2



Truth Table


E	S_1	S_0	Y
0	x	x	x
1	0	0	D_0
1	0	1	D_1
1	1	0	D_2
1	1	1	D_3

Equation :

$$Y = \overline{S_1}\,\overline{S_0}\,D_0 + \overline{S_1}\,S_0 D_1 + S_1\,\overline{S_0} D_2 + S_1 S_0 D_3$$

Scanned with CamScanner


Circuit diagram:



Scanned with CamScanner

8:1 Multiplexer

Inputs : 08
Outputs : 01
Select lines : 03




Truth Table

E	S_2	S_1	S_0	Y
0	X	X	X	X
1	0	0	0	D_0
1	0	0	1	D_1
1	0	1	0	D_2
1	0	1	1	D_3
1	1	0	0	D_4
1	1	0	1	D_5
1	1	1	0	D_6
1	1	1	1	D_7

SHOT ON MI A2
MI DUAL CAMERA
Scanned with CamScanner

Equation:

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \bar{S}_2 S_1 S_0 D_3 + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7$$




2023/12/18 19
Scanned with CamScanner

Multiplexer as a function generator

Implement the following function using 8:1 Multiplexer.

$$F(a,b,c) = \Sigma m(3,5,6)$$



Scanned with CamScanner


Implement full Adder using 8:1 MUX.

Truth Table:

A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Sum = $\Sigma m(1,2,4,7)$

Carry = $\Sigma m(3,5,6,7)$




Scanned with CamScanner

Implement following function using 4:1 Mux

$F(A,B,C) = \Sigma m(1,3,5,6)$

	A	B	C	Y	Y
	0	0	0	0	
D_0	0	0	1	1	C
	0	1	0	0	
D_1	0	1	1	1	C
	1	0	0	0	
D_2	1	0	1	1	C
	1	1	0	1	$\overline{C}$
D_3	1	1	1	0	




Scanned with CamScanner

Implement expression using 8:1 MUX

$F(A,B,C,D) = \Sigma m(0,2,3,6,8,9,12,14)$

Truth Table


A	B	C	D	Y	Y
0	0	0	0	1	$\overline{D}$
0	0	0	1	0	
0	0	1	0	1	1
0	0	1	1	1	
0	1	0	0	0	0
0	1	0	1	0	
0	1	1	0	1	$\overline{D}$
0	1	1	1	0	
1	0	0	0	1	1
1	0	0	1	1	
1	0	1	0	0	0
1	0	1	1	0	
1	1	0	0	1	$\overline{D}$
1	1	0	1	0	
1	1	1	0	1	$\overline{D}$
1	1	1	1	0	




Scanned with CamScanner

Cascading Multiplexer

Implement 4:1 MUX using 2:1 MUX




Implement 8:1 MUX using 4:1 MUX



Scanned with CamScanner


Implement 16:1 Multiplexer using 8:1 MUX



Scanned with CamScanner

Date
Page

Design 16:1 Multiplexer using 4:1 MUX



Scanned with CamScanner

Implement function using 4:1 MUX.

$F(A,B,C) = \Sigma m(1,3,5,6)$

Scanned with CamScanner


Implement function using 8:1 MUX

$F(A,B,C,D) = \Sigma m(0,2,3,6,8,9,12,14)$

Scanned with CamScanner

Demultiplexer

Demultiplexer is one input and many outputs




Type of demultiplexers

1. 1:2 demultiplexer
2. 1:4 demultiplexer
3. 1:8 demultiplexer
4. 1:16 demultiplexer

1:2 Demultiplexer

input - one Select line - 1
output - two




E	S0	Y0	Y1
0	X	0	0
1	0	Din	0
1	1	0	Din

Scanned with CamScanner

The logical expression


$Y_0 = \overline{S_0}\, Din$

$Y_1 = S_0\, Din$



1:14 Demultiplexer

inputs - 1
outputs - 4
selectline - 2



E	S_1	S_0	Y_0	Y_1	Y_2	Y_3
0	x	x	0	0	0	0
1	0	0	Din	0	0	0
1	0	1	0	Din	0	0
1	1	0	0	0	Din	0
1	1	1	0	0	0	Din

Scanned with CamScanner

The logical expression of the term of Y

$Y_0 = \bar{S_1}\bar{S_0}\,Din$

$Y_1 = \bar{S_1}S_0\,Din$

$Y_2 = S_1\bar{S_0}\,Din$


$Y_3 = S_1S_0\,Din$

1:8 Demultiplexer

inputs - 1

outputs - 8

select lines - 3



E	S_2	S_1	S_0	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	Din							
1	0	0	1		Din						
1	0	1	0			Din					
1	0	1	1				Din				
1	1	0	0					Din			
1	1	0	1						Din		
1	1	1	0							Din	
1	1	1	1								Din

Scanned with CamScanner

logical Expression

$Y_0 = \bar{S_2}\bar{S_1}\bar{S_0}\,Din$

$Y_1 = \bar{S_2}\bar{S_1}S_0\,Din$

$Y_2 = \bar{S_2}S_1\bar{S_0}\,Din$

$Y_3 = \bar{S_2}S_1S_0\,Din$


$Y_4 = S_2\bar{S_1}\bar{S_0}\,Din$

$Y_5 = S_2\bar{S_1}S_0\,Din$

$Y_6 = S_2S_1\bar{S_0}\,Din$


$Y_7 = S_2S_1S_0\,Din$

Design 1:8 demultiplexer using 1:4 demux




Scanned with CamScanner

Design 1:16 demultiplexer using 1:8 Demux




SHOT ON MI A2
MI DUAL CAMERA
2023/12/18 18
Scanned with CamScanner

Design 1:16 Demultiplexer using 1:4 Demux




Scanned with CamScanner

Design 1:16 demultiplexer using 1:8 Demux



Scanned with CamScanner

Design 1:16 Demultiplexer using 1:4 Demux




SHOT ON MI A2

Scanned with CamScanner

Implement following function using Demux

$Y_1(A,B,C) = \Sigma m(0,3,7)$

$Y_2(A,B,C) = \Sigma m(1,4,6)$




Scanned with CamScanner

Implement full Adder using demultiplexer

A	B	Cin	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$Sum = \Sigma m(1,2,4,7)$


$Carry = \Sigma m(3,5,6,7)$



Scanned with CamScanner

Decoder

A decoder is a combinational logic circuit having multiple inputs & multiple output.




The decoder has n inputs & 2^n output

The Enable inputs are used to control the operation of the decoder

Scanned with CamScanner

Implement Boolean function
$F_1 = \Sigma m(1,4,6)$ using 3:8 decoder




Implement full subtractor using 3:8 decoder

A	B	Bin	Diff	Bo
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1


Diff = $\Sigma m(1,2,4,7)$
Bout = $\Sigma m(1,2,3,7)$

Scanned with CamScanner

Diff: $\Sigma m(1,2,4,7)$



Borrow = $\Sigma m(1,2,3,7)$



Scanned with CamScanner


Design 3 bit binary to 3 bit gray code converter using 3:8 decoder.

i/p			o/p		
B_2	B_1	B_0	G_2	G_1	G_0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

$G_2 = \Sigma m(4,5,6,7)$

$G_1 = \Sigma m(2,3,4,5)$

$G_0 = \Sigma m(1,2,5,6)$



Scanned with CamScanner


Design one bit magnitude comparator

Truth Table

I/P		O/P		
A	B	A>B	A=B	A<B
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0


Step 2

K-Map for A>B



$A>B = A\bar{B}$


K-Map for A=B



$A=B = \bar{A}\bar{B} + AB$


$= \overline{A \oplus B}$

K-Map for A<B



$A<B = \bar{A}B$

Step 3



Scanned with CamScanner


Design 2 bit Magnitude Comparator

Step1

Truth Table:

I/P				O/P		
A_1	A_0	B_1	B_0	A>B	A=B	A<B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

Step2 K-Map for A>B



$A>B = A_0 B_1 \overline{B_0} + A_1 A_0 \overline{B_0} + A_1 \overline{B_1}$

Scanned with CamScanner

K-Map for $A<B$

A_1A_0 \ B_1B_0	00	01	11	10
00		1	1	1
01			1	1
11				
10		1		

K-Map for $A=B$

A_1A_0 \ B_1B_0	00	01	11	10
00	1			
01		1		
11			1	
10				1


$Y = A<B = \bar{A}_1\bar{A}_0B_0 + \bar{A}_0B_1B_0 + \bar{A}_1B_1$

$Y_{A=B} = \bar{A}_1\bar{A}_0\bar{B}_1\bar{B}_0 + \bar{A}_1\bar{A}_0B_1B_0 + A_1A_0B_1B_0 + A_1\bar{A}_0B_1\bar{B}_0$

$= \bar{A}_1\bar{B}_1(\bar{A}_0\bar{B}_0 + A_0B_0) + A_1B_1(A_0B_0 + \bar{A}_0\bar{B}_0)$

$= (\bar{A}_1\bar{B}_1 + A_1B_1)(\bar{A}_0\bar{B}_0 + A_0B_0)$

$= (A_1 \odot B_1)(A_0 \odot B_0)$



Scanned with CamScanner

Design Even parity generator & checker.


Truth Table

Truth-table for even parity generator

A	B	C	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Step 2

K-Map for P




$P = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$

$= \bar{A}(\bar{B}C + B\bar{C}) + A(B\bar{C} + BC)$

$= \bar{A}(B \oplus C) + A(\overline{B \oplus C})$

$= A \oplus B \oplus C$



Scanned with CamScanner

Step 3

Truth Table for even parity checker

P	A	B	C	PEC
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Step 4

K-Map for PEC

PA \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{P}\bar{A}$	0	1 (1)	3	1 (2)
$\bar{P}A$	1 (4)	5	1 (7)	6
PA	12	1 (13)	15	1 (14)
$P\bar{A}$	1 (8)	9	1 (11)	10

$PEC = \bar{P}\bar{A}\bar{B}C + \bar{P}\bar{A}B\bar{C} + \bar{P}A\bar{B}\bar{C} + \bar{P}ABC + PA\bar{B}C + PAB\bar{C} + P\bar{A}\bar{B}\bar{C} + P\bar{A}BC$

Scanned with CamScanner

$$= \bar{P}\bar{A}(\bar{B}C + B\bar{C}) + \bar{P}A(\bar{B}\bar{C} + BC) + PA(\bar{B}\bar{C} + BC) + P\bar{A}(\bar{B}\bar{C} + BC)$$


$$= \bar{P}\bar{A}(B \oplus C) + \bar{P}A(\overline{B \oplus C}) + PA(B \oplus C) + P\bar{A}(\overline{B \oplus C})$$

$$= (B \oplus C)(\bar{P}\bar{A} + PA) + (\overline{B \oplus C})(\bar{P}A + P\bar{A})$$

$$= (B \oplus C)(\overline{P \oplus A}) + (\overline{B \oplus C})(P \oplus A)$$

$$= B \oplus C \oplus P \oplus A$$

$$= A \oplus B \oplus C \oplus P$$



Scanned with CamScanner

Design odd parity generator & checker.

Step 1

Truth table for odd parity generator

A	B	C	P
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Step 2

K-Map for P


A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	(1) 0	1	(1) 3	2
A	4	(1) 5	0 7	(1) 6

$$P = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C + AB\bar{C}$$

$$= \bar{A}(\bar{B}\bar{C} + BC) + A(\bar{B}C + B\bar{C})$$

$$= \bar{A}(\overline{B \oplus C}) + A(B \oplus C)$$

$$= \overline{A \oplus B \oplus C}$$



Scanned with CamScanner

Step 1

Truth Table for odd parity checker

P	A	B	C	PEC
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Step 2

K-Map for PEC

PA \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{P}\bar{A}$	(1) 0	1	(1) 3	2
$\bar{P}A$	4	(1) 5	7	(1) 6
PA	(1) 12	13	(1) 15	14
$P\bar{A}$	8	(1) 9	11	(1) 10

$PEC = \bar{P}\bar{A}\bar{B}\bar{C} + \bar{P}\bar{A}BC + \bar{P}A\bar{B}C + \bar{P}AB\bar{C} + PA\bar{B}\bar{C} + PABC + P\bar{A}\bar{B}C + P\bar{A}B\bar{C}$

Scanned with CamScanner

$= \bar{P}\bar{A}\cdot(\bar{B}C + B\bar{C}) + \bar{P}A(\bar{B}\bar{C} + BC) +$
$PA(\bar{B}C + B\bar{C}) + P\bar{A}(\bar{B}\bar{C} + BC)$

$= \bar{P}\bar{A}(B \oplus C) + \bar{P}A(\overline{B \oplus C}) + PA(B \oplus C) + P\bar{A}(\overline{B \oplus C})$


$= (\overline{B \oplus C})(\bar{P}\bar{A} + PA) + (B \oplus C)(\bar{P}A + P\bar{A})$

$= (\overline{B \oplus C})(\overline{P \oplus A}) + (B \oplus C)(P \oplus A)$

$= \overline{A \oplus A \oplus B \oplus C}$

Step 6

Logic diagram of parity checker (odd)



Scanned with CamScanner

Programmable Logic Devices

A programmable logic device is an integrated circuit capable of implementing logic functions.


The main advantage of PLD is that they can replace a number of circuits in many applications.

Classification of PLD's

1. Programmable Logic Array (PLA)
2. Programmable Array Logic (PAL)
3. Programmable Read Only Memory (PROM)


Programmable Logic Array (PLA)

PLA is a logic device with both AND and OR arrays programmable.



Programmable Array Logic (PAL)


PAL is a logic device with programmable AND array & a fixed OR array.




Scanned with CamScanner

Programmable Read Only Memory (PROM)

It has a fixed AND array that is constructed as a decoder and a programmable OR array.




Input buffer



AND matrix

OR matrix



Scanned with CamScanner

Programmable Logic Array (PLA)

A combinational circuit is defined by functio

$F_1(A,B,C) = \Sigma m(1,4,5)$

$F_2(A,B,C) = \Sigma m(1,3,5)$

Implement circuit with PLA.

$F_1(A,B,C) = \Sigma m(1,4,5)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1 (1)	3	2
A	1 (4)	1 (5)	7	6

$F_1 = A\bar{B} + \bar{B}C$

$F_2(A,B,C) = \Sigma m(1,3,5)$


A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1 (1)	1 (3)	2
A	4	1 (5)	7	6

$F_2 = \bar{B}C + \bar{A}C$

PLA table

Product Term	A	B	C	F_1	F_2
$A\bar{B}$	1	0		1	
$\bar{B}C$	-	0	1	1	1
$\bar{A}C$	0	-	1		1

Scanned with CamScanner



Scanned with CamScanner

Implement function using PLA

$F_1(A,B,C) = \Sigma m(0,2,5,7)$

$F_2(A,B,C) = \Sigma m(2,3,4,5)$

$F_1(A,B,C) = \Sigma m(0,2,5,7)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	1 (0)	(1)		1 (2)
A	(4)	1 (5)	1 (7)	(6)


$F_1 = \bar{A}\bar{C} + AC$

$F_2(A,B,C) = \Sigma m(2,3,4,5)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	(0)	(1)	1 (3)	1 (2)
A	1 (4)	1 (5)	(7)	(6)

$F_2 = A\bar{B} + \bar{A}B$

Product Term	A	B	C	F_1	F_2
$\bar{A}\bar{C}$	0	-	0	1	
AC	1	-	1	1	
$A\bar{B}$	1	0	-		1
$\bar{A}B$	0	1	-		1



Scanned with CamScanner

Implement full Adder using PLA

Step 1

Truth Table

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Step 2

K-Map for Sum

A \ BCin	$\bar{B}\bar{C}in$	$\bar{B}Cin$	$BCin$	$B\bar{C}in$
$\bar{A}$	0	1 (1)	3	1 (2)
A	1 (4)	5	1 (7)	6

$$Sum = \bar{A}\bar{B}Cin + \bar{A}BCin + A\bar{B}\bar{C}in + ABCin$$


K-Map for Cout

A \ BCin	$\bar{B}\bar{C}in$	$\bar{B}Cin$	$BCin$	$B\bar{C}in$
$\bar{A}$	0	1	1 (3)	2
A	4	1 (5)	1 (7)	1 (6)

$$Cout = ACin + BCin + AB$$

Scanned with CamScanner

Product Term	A	B	Cin	Sum	Cout
$\bar{A}\bar{B}Cin$	0	0	1	1	-
$\bar{A}B\bar{Cin}$	0	1	0	1	-
$A\bar{B}\bar{Cin}$	1	0	0	1	-
$ABCin$	1	1	1	1	-
AB	1	1	-	-	1
$ACin$	1	-	1	-	1
$BCin$	-	1	1	-	1



Scanned with CamScanner

Implement following function using PLA

$F_1(A,B,C,D) = \Sigma m(3,7,8,9,11,15)$

$F_2(A,B,C,D) = \Sigma m(3,4,5,7,10,14,15)$

Step1

K-Map for F_1

AB \ CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	1 (3)	2
$\bar{A}B$	4	5	1 (7)	6
AB	12	13	1 (15)	14
$A\bar{B}$	1 (8)	1 (9)	1 (11)	10

$F_1 = A\bar{B}\bar{C} + CD$


K-Map for F_2

AB \ CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	1 (3)	2
$\bar{A}B$	1 (4)	1 (5)	1 (7)	6
AB	12	13	1 (15)	1 (14)
$A\bar{B}$	8	9	11	1 (10)

$F_2 = \bar{A}B\bar{C} + \bar{A}CD + ABC + AC\bar{D}$

Product Term	A	B	C	D	F_1	F_2
$A\bar{B}\bar{C}$	1	0	0	-	1	
CD	-	-	1	1	1	
$\bar{A}B\bar{C}$	0	1	0	-	-	1
$\bar{A}CD$	0	-	1	1	-	1
ABC	1	1	1	-	-	1
ACD	1	-	1	1	-	1


Scanned with CamScanner



Scanned with CamScanner

Programmable Array Logic (PAL)

It is a programmable logic device that has programmable AND array & fixed OR Array



Implement the following function using PAL

$F_1(A,B,C) = \Sigma m(0,1,3,4)$

$F_2(A,B,C) = \Sigma m(3,4,5,6)$

Step 1

K-Map for F_1

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	1 (0)	1 (1)	1 (3)	(2)
A	1 (4)	(5)	(7)	(6)

$F_1 = \bar{B}\bar{C} + \bar{A}C$


K-Map for F_2

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	(0)	(1)	1 (3)	(2)
A	1 (4)	1 (5)	(7)	1 (6)

$F_2 = A\bar{C} + A\bar{B} + \bar{A}BC$

Scanned with CamScanner

Product Term	A	B	C	O/P
$\bar{B}C$	-	0	1	$F_1 = \bar{B}C + \bar{A}C$
$\bar{A}C$	0	-	1	
$A\bar{C}$	1	-	0	
$A\bar{B}$	1	0		$F_2 = A\bar{C} + A\bar{B} + \bar{A}BC$
$\bar{A}BC$	0	1	1	



2023/12/18 20:1
Scanned with CamScanner


Design BCD to Excess-3 code converter using PAL

Step 1 Truth Table

Decimal	BCD				Excess-3			
	B_3	B_2	B_1	B_0	E_3	E_2	E_1	E_0
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0


Step 2

K-Map for E_3



$E_3 = B_3 + B_2B_0 + B_2B_1$

K-Map for E_2



$E_2 = B_2\bar{B_1}\bar{B_0} + \bar{B_2}B_0 + \bar{B_2}B_1$

Scanned with CamScanner

K-Map for E_1

B_3B_2 \ B_1B_0	$\bar{B}_1\bar{B}_0$	$\bar{B}_1B_0$	B_1B_0	$B_1\bar{B}_0$
$\bar{B}_3\bar{B}_2$	1 (0)	(1)	1 (3)	(2)
$\bar{B}_3B_2$	1 (4)	(5)	1 (7)	(6)
B_3B_2	X (12)	X (13)	X (15)	X (14)
$B_3\bar{B}_2$	1 (8)	(9)	X (11)	X (10)

$E_1 = \bar{B}_1\bar{B}_0 + B_1B_0$


K-Map for E_0

B_3B_2 \ B_1B_0	$\bar{B}_1\bar{B}_0$	$\bar{B}_1B_0$	B_1B_0	$B_1\bar{B}_0$
$\bar{B}_3\bar{B}_2$	1 (0)	(1)	(3)	1 (2)
$\bar{B}_3B_2$	1 (4)	(5)	(7)	1 (6)
B_3B_2	X (12)	X (13)	X (15)	X (14)
$B_3\bar{B}_2$	1 (8)	(9)	X (11)	X (10)

$E_0 = \bar{B}_0$

Product Term	B_3	B_2	B_1	B_0	O/P
B_3	1	-	-	-	$E_3 = B_3 + B_2B_0 + B_2B_1$
B_2B_0	-	1	-	1	
B_2B_1	-	1	1	-	
$B_2\bar{B}_1\bar{B}_0$	-	1	0	0	$E_2 = B_2\bar{B}_1\bar{B}_0 + \bar{B}_2B_0 + B_2B_1$
$\bar{B}_2B_0$	-	0	-	1	
$\bar{B}_2B_1$	-	0	1	-	
$\bar{B}_1\bar{B}_0$	-	-	0	0	$E_1 = \bar{B}_1\bar{B}_0 + B_1B_0$
B_1B_0	-	-	1	1	
$\bar{B}_0$	-	-	-	0	$E_0 = \bar{B}_0$

Scanned with CamScanner



Scanned with CamScanner

Programmable ROM


It has fixed AND array that is constructed as a decoder and programmable OR array.



Implement following function using PROM.

$F_1 = \Sigma m(1,3,4,6)$ $F_2 = \Sigma m(2,4,5,7)$

$F_3 = \Sigma m(0,1,5,7)$ $F_4 = \Sigma m(1,2,3,4)$



Scanned with CamScanner


Design 3 bit Binary to Gray code converter using PROM.

Step 1 Truth Table

	Binary Code			Gray Code		
	B_2	B_1	B_0	G_2	G_1	G_0
0	0	0	0	0	0	0
1	0	0	1	0	0	1
2	0	1	0	0	1	1
3	0	1	1	0	1	0
4	1	0	0	1	1	0
5	1	0	1	1	1	1
6	1	1	0	1	0	1
7	1	1	1	1	0	0

$G_2 = \Sigma m(4,5,6,7)$ $G_1 = \Sigma m(2,3,4,5)$

$G_0 = \Sigma m(1,2,5,6)$



Scanned with CamScanner