Programmable Logic Devices

A programmable logic device is an integrated circuit capable of implementing logic functions.


The main advantage of PLD is that they can replace a number of circuits in many applications.

Classification of PLD's

1. Programmable Logic Array (PLA)
2. Programmable Array Logic (PAL)
3. Programmable Read Only Memory (PROM)


Programmable Logic Array (PLA)

PLA is a logic device with both AND and OR arrays programmable.




Programmable Array Logic (PAL)

PAL is a logic device with programmable AND array & a fixed OR array.




Programmable Read Only Memory (PROM)


It has a fixed AND array that is constructed as a decoder and a programmable OR array.




Input buffer



AND matrix



OR matrix



Programmable Logic Array (PLA)


A combinational circuit is defined by functio

$F_1(A,B,C) = \Sigma m(1,4,5)$

$F_2(A,B,C) = \Sigma m(1,3,5)$


Implement circuit with PLA.

$F_1(A,B,C) = \Sigma m(1,4,5)$



$F_1 = A\bar{B} + \bar{B}C$


$F_2(A,B,C) = \Sigma m(1,3,5)$



$F_2 = \bar{B}C + \bar{A}C$

PLA table :

Product Term	A	B	C	F_1	F_2
$A\bar{B}$	1	0		1	
$\bar{B}C$	-	0	1	1	1
$\bar{A}C$	0	-	1		1


A
B
C
$A\bar{B}$
$\bar{B}C$
$\bar{A}C$
F_1
F_2

Implement function using PLA

$F_1(A,B,C) = \Sigma m(0,2,5,7)$

$F_2(A,B,C) = \Sigma m(2,3,4,5)$

$F_1(A,B,C) = \Sigma m(0,2,5,7)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	1 (0)	(1)	(3)	1 (2)
A	(4)	1 (5)	1 (7)	(6)


$F_1 = \bar{A}\bar{C} + AC$

$F_2(A,B,C) = \Sigma m(2,3,4,5)$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	(0)	(1)	1 (3)	1 (2)
A	1 (4)	1 (5)	(7)	(6)

$F_2 = A\bar{B} + \bar{A}B$

Product Term	A	B	C	F_1	F_2
$\bar{A}\bar{C}$	0	-	0	1	
AC	1	-	1	1	
$A\bar{B}$	1	0	-		1
$\bar{A}B$	0	1	-		1



Implement full Adder using PLA

Step 1

Truth Table

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Step 2

K-Map for Sum

A \ BCin	$\bar{B}\bar{C}in$	$\bar{B}C$in	BCin	$B\bar{C}in$
$\bar{A}$	0	1 (1)	3	1 (2)
A	1 (4)	5	1 (7)	6


$$Sum = \bar{A}\bar{B}Cin + \bar{A}BCin + A\bar{B}\bar{C}in + ABCin$$

K-Map for Cout

A \ BCin	$\bar{B}\bar{C}in$	$\bar{B}C$in	BCin	$B\bar{C}in$
$\bar{A}$	0	1	1 (3)	2
A	4	1 (5)	1 (7)	1 (6)

$$Cout = ACin + BCin + AB$$

Product Term	A	B	Cin	Sum	Cout
$\bar{A}\bar{B}Cin$	0	0	1	1	-
$\bar{A}B\bar{Cin}$	0	1	0	1	-
$A\bar{B}\bar{Cin}$	1	0	0	1	-
$ABCin$	1	1	1	1	-
AB	1	1	-	-	1
$ACin$	1	-	1	-	1
$BCin$	-	1	1	-	1




Implement following function using PLA

$F_1(A,B,C,D) = \Sigma m(3,7,8,9,11,15)$

$F_2(A,B,C,D) = \Sigma m(3,4,5,7,10,14,15)$


Step1

K-Map for F_1




$F_1 = A\bar{B}\bar{C} + CD$

K-Map for F_2




$F_2 = \bar{A}B\bar{C} + \bar{A}CD + ABC + AC\bar{D}$

Product Term	A	B	C	D	F_1	F_2
$A\bar{B}\bar{C}$	1	0	0	-	1	
CD	-	-	1	1	1	
$\bar{A}B\bar{C}$	0	1	0	-	-	1
$\bar{A}CD$	0	-	1	1	-	1
ABC	1	1	1	-	-	1
ACD	1	-	1	1	-	1


A
B
C
D
F1
F2

Programmable Array Logic (PAL)

It is a programmable logic device that has programmable AND array & fixed OR Array



Implement the following function using PAL

$F_1(A,B,C) = \Sigma m(0,1,3,4)$

$F_2(A,B,C) = \Sigma m(3,4,5,6)$

Step 1

K-Map for F_1

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	1 (0)	1 (1)	1 (3)	(2)
A	1 (4)	(5)	(7)	(6)


$F_1 = \bar{B}\bar{C} + \bar{A}C$

K-Map for F_2

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	(0)	(1)	1 (3)	(2)
A	1 (4)	1 (5)	(7)	1 (6)

$F_2 = A\bar{C} + A\bar{B} + \bar{A}BC$

Product Term	A	B	C	O/P
$\bar{B}C$	-	0	1	$F_1 = \bar{B}C + \bar{A}C$
$\bar{A}C$	0	-	1	
$A\bar{C}$	1	-	0	
$A\bar{B}$	1	0	-	$F_2 = A\bar{C} + A\bar{B} + \bar{A}BC$
$\bar{A}BC$	0	1	1	




Design BCD to Excess-3 code converter using PAL

Step 1 Truth Table


Decimal	BCD				Excess-3			
	B_3	B_2	B_1	B_0	E_3	E_2	E_1	E_0
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

Step 2

K-Map for E_3




K-Map for E_2



$E_3 = B_3 + B_2B_0 + B_2B_1$


$E_2 = B_2\bar{B_1}\bar{B_0} + \bar{B_2}B_0 + \bar{B_2}B_1$

K-Map for E_1




$E_1 = \bar{B_1}B_0 + B_1B_0$

K-Map for E_0




$E_0 = \bar{B_0}$

Product Term	B_3	B_2	B_1	B_0	O/P
B_3	1	-	-	-	$E_3 = B_3 + B_2B_0 + B_2B_1$
B_2B_0	-	1	-	1	
B_2B_1	-	1	1	-	
$B_2\bar{B_1}\bar{B_0}$	-	1	0	0	
$\bar{B_2}B_0$	-	0	-	1	$E_2 = B_2\bar{B_1}\bar{B_0} + \bar{B_2}B_0 + B_2B_1$
$\bar{B_2}B_1$	-	0	1	-	
$\bar{B_1}\bar{B_0}$	-	-	0	0	$E_1 = \bar{B_1}\bar{B_0} + B_1B_0$
B_1B_0	-	-	1	1	
$\bar{B_0}$	-	-	-	0	$E_0 = \bar{B_0}$


A3 B3 B2 B1 B0
B3
B2
B1
B0
E3
E2
E1
E0

Programmable ROM


It has fixed AND array that is constructed as a decoder and programmable OR array.



Implement following function using PROM.

$F_1 = \Sigma m(1,3,4,6)$ $F_2 = \Sigma m(2,4,5,7)$

$F_3 = \Sigma m(0,1,5,7)$ $F_4 = \Sigma m(1,2,3,4)$



Design 3 bit Binary to Gray code converter using PROM.

Step 1 Truth Table

	Binary Code			Gray Code		
	B_2	B_1	B_0	G_2	G_1	G_0
0	0	0	0	0	0	0
1	0	0	1	0	0	1
2	0	1	0	0	1	1
3	0	1	1	0	1	0
4	1	0	0	1	1	0
5	1	0	1	1	1	1
6	1	1	0	1	0	1
7	1	1	1	1	0	0

$G_2 = \Sigma m(4,5,6,7)$ $G_1 = \Sigma m(2,3,4,5)$

$G_0 = \Sigma m(1,2,5,6)$

